dc.contributor.author |
Afşin, Mehmet Ertuğ
|
|
dc.contributor.author |
Schmidt, Klaus Werner
|
|
dc.contributor.author |
Schmidt, Ece Güran
|
|
dc.date.accessioned |
2020-03-20T07:33:13Z |
|
dc.date.available |
2020-03-20T07:33:13Z |
|
dc.date.issued |
2017-06-14 |
|
dc.identifier.citation |
Afsin, Mehmet Ertug; Schmidt, Klaus Werner; Schmidt, Ece Guran, "C-3 : configurable CAN FD controller: architecture, design and hardware implementation", 2017 12th IEEE Internatıonal Symposium On Industrial Embedded Systems (SIES), pp.73-81, (2017). |
tr_TR |
dc.identifier.isbn |
978-1-5386-3166-9 |
|
dc.identifier.issn |
2150-3109 |
|
dc.identifier.uri |
http://hdl.handle.net/20.500.12416/2703 |
|
dc.description.abstract |
CAN FD (Controller Area Network with Flexible Data Rate) is a new standard which provides a fast data rate while preserving the compatibility with CAN. In this paper, we propose the C-3 (Configurable CAN FD Controller) IP core architecture, which is compatible with the non-ISO CAN FD standard. C-3 supports up to 96 transmit and receive buffers. The transmit buffers are organized as mailboxes with CAN ID prioritization in frame transmission. A separate filter mask that can be configured by the user exists for each receive buffer. Different from existing CAN/CAN FD controllers, the numbers and sizes of transmit and receive buffers of C-3 can be configured at run time. To this end, C-3 enables the best use of a single controller hardware for different applications and enables improving the real-time communication performance. C-3 communicates with the host device over SPI without any specific interface requirements using the protocol that is developed in the scope of this paper. C-3 is implemented on an FPGA Evaluation Board and its functionality is verified at a data rate of 2 Mbps. |
tr_TR |
dc.language.iso |
eng |
tr_TR |
dc.publisher |
IEEE |
tr_TR |
dc.rights |
info:eu-repo/semantics/closedAccess |
tr_TR |
dc.subject |
Area-Network |
tr_TR |
dc.title |
C-3 : configurable CAN FD controller: architecture, design and hardware implementation |
tr_TR |
dc.type |
conferenceObject |
tr_TR |
dc.relation.journal |
2017 12th IEEE Internatıonal Symposium On Industrial Embedded Systems (SIES) |
tr_TR |
dc.identifier.startpage |
73 |
tr_TR |
dc.identifier.endpage |
81 |
tr_TR |
dc.contributor.department |
Çankaya Üniversitesi, Mühendislik Fakültesi, Makina Mühendisliği |
tr_TR |